


# A Full System Simulation Technique of Power-Noise Side Channel Leakage in Cryptographic Integrated Circuits



Akihiro Tsukioka<sup>(1)</sup>, Makoto Nagata<sup>(1)</sup>  
Karthik Srinivasan<sup>(2)</sup>, Shan Wan<sup>(2)</sup>, Lang Lin<sup>(2)</sup>, Ying-Shiun Li<sup>(2)</sup>, Norman Chang<sup>(2)</sup>  
<sup>(1)</sup>Kobe University, <sup>(2)</sup>ANSYS Corporation

## ► Introduction (serious threats and vulnerabilities to modern security hardware)

### <Power-noise side channel leakage>




Power consumption currents cause “noise” universally existing around IC chip, package and system board, through PDN, EM wave, Silicon substrate noise.

### <Analysis to extract a secret key>


Simple power analysis

$I(t)$   
CLK



Correlation power analysis

$I(t)$




Cryptographic ICs in operation exhibit physical variables strongly correlated with internal information like a secret key


## ► Challenges

- (1) Chip Package System(CPS) board-level power-noise SC leakage modeling and simulation
- (2) Analysis (attacks) by simulation to derive a secret key from IC chip level power noise waveforms  
⇒ **very long time power noise simulation** or **very large set of power noise simulation** is required.

“SPA” with thousands of CLK cycles of public-key encrypt




“CPA” with one CLK cycle for thousands of plain text




## ► Solution to draw efficient power-noise side channel (SC) leakage models of crypto engines

### <Chip Power Model (CPM)>




A whole chip CPM inclusive of silicon substrate network



### <Chip-Package-System board model diagram>



### <Proposed CPM modeling for SC leakage simulation>




### <Proposed CPM modeling flow>




## ► Results: examples of power-noise SC leakage simulation


### <Test chip>



### <Test board & package>



### <Simulated power noise waveforms>



### <Simulation cost evaluation>

	Memory	Threads	Wall time
PDN modeling	2726MB	8	2hrs 56mins
Power noise modeling	2348MB	8	8mins 37sec
Power noise simulation	229MB	1	2.8sec

server: Intel Xeon CPU ES-2699 v4 (2.2GHz)

The modeling cost for a single waveform including pre- and post-computation

## ► Conclusions

- Power-noise side-channel leakage simulation technique was established and applicable to general cryptographic IC chips.
- Advanced CPM flow – the whole system-level CPM is created one time, and then the models of active power current is updated for different inputs/time segments.
- Power-noise side-channel analysis will be performed on the set of power-noise simulated waveforms, and shed light on leakage mechanisms at physical level.